Demonstration and architectural analysis ofcomplementary metal-oxide semiconductorymultiple-quantum-well smart-pixel array cellularlogic processors for single-instructionmultiple-data parallel-pipeline processing
نویسندگان
چکیده
We present an optoelectronic-VLSI system that integrates complementary metal-oxide semiconductory multiple-quantum-well smart pixels for high-throughput computation and signal processing. The system uses 5 3 10 cellular smart-pixel arrays with intrachip electrical mesh interconnections and interchip optical point-to-point interconnections. Each smart pixel is a fine grain microprocessor that executes binary image algebra instructions. There is one dual-rail optical modulator output and one dual-rail optical detector input in each pixel. These optical input–output arrays provide chip-to-chip optical interconnects. Cascading these smart-pixel array chips permits direct transfer of two-dimensional data or images in parallel. We present laboratory demonstrations of the system for digital image edge detection and digital video motion estimation. We also analyze the performance of the system compared with that of conventional single-instruction–multiple-data processors. © 1999 Optical Society of America OCIS codes: 200.2610, 200.4650, 200.4690, 100.2000.
منابع مشابه
Two-Dimensional Parallel Pipeline Smart Pixel Array Cellular Logic (SPARCL) Processors— Chip Design and System Implementation
We describe the chip design and system implementation of an optoelectronic parallel pipeline processing system composed of cascaded stages of smart pixel array cellular logic (SPARCL) processors interconnected with free-space digital optic channels. The SPARCL processing elements are arranged in a two-dimensional array, and each contains an independent optical input/output port and electrical n...
متن کاملSmartCam Design Framework
The last few years have seen the advent of Smart Cameras, surveillance-camera sized devices with onboard programmable logic. Usually, Digital Signal Processors (DSPs) or general-purpose (GP) microprocessors are used, but obviously the specific field of image processing allows for many architectural optimizations, such as the use of single-instruction multiple-data (SIMD) processors for filterin...
متن کاملOptoelectronic parallel-matching architecture: architecture description, performance estimation, and prototype demonstration.
We propose an optoelectronic parallel-matching architecture (PMA) that provides powerful processing capabilities in global processing compared with conventional parallel-computing architectures. The PMA is composed of a global processor called a parallel-matching (PM) module and multiple processing elements (PE's). The PM module is implemented by a large-fan-out free-space optical interconnecti...
متن کاملSmartCam: Devices for Embedded Intelligent Cameras
The advent and subsequent popularity of low cost, low power CMOS vision sensors enables us to integrate processing logic on the camera chip itself, thereby creating so-called smart sensors. They have an on-chip SIMD data processing array controlled by an off-chip controller. Smart sensors can execute low-level image processing routines as soon as one or more image lines are converted; they do n...
متن کاملTRANslucent Smart Pixel ARray (TRANSPAR) Chips for High Throughput Networks and SIMD Signal Processing
We present a novel architecture for an optical network, TRANslucent Smart Pixel ARray (TRANSPAR), having smart pixel devices which effectively function in an optically translucent manner. The network protocol is similar to carriersense multiple-access/collision-detection (CSMA/CD) commonly used in Ethernet, but adapted to a ring configuration using optical parallel packets in free space. The TR...
متن کامل